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Thermoelectric effects are envisioned to reduce programming currents in nanopillar phase change
memory cells. However, due to the inherent symmetry in such a structure, the contribution due
to thermoelectric effects on programming currents is minimal. In this work, we propose a hybrid
phase change memory structure which incorporates a two-fold asymmetry specifically aimed to
favorably enhance thermoelectric effects. The first asymmetry is introduced via an interface layer
of low thermal conductivity and high negative Seebeck coefficient, such as, polycrystalline SiGe,
between the bottom electrode contact and the active region comprising the phase change material.
This results in an enhanced Peltier heating of the active material. The second one is introduced
structurally via a taper that results in an angle dependent Thomson heating within the active region.
Various device geometries are analyzed using 2D-axis-symmetric simulations to predict the effect
on programming currents as well as for different thicknesses of the interface layer. A programming
current reduction of up to 60% is predicted for specific cell geometries. Remarkably, we find that
due to an interplay of Thomson cooling in the electrode and the asymmetric heating profile inside
the active region, the predicted programming current reduction is resilient to fabrication variability.
I. INTRODUCTION
Phase change memories (PCMs) are non-volatile mem-
ories which use the phase change behavior of chalcogenide
materials, typicallyGe2Sb2Te5 (GST). The phase change
behavior is utilized to reversibly toggle between crys-
talline and amorphous phases, both having very differ-
ent resistivities [1–4]. A typical write operation involves
the switching between a highly resistive amorphous state,
called the RESET state, and a low resistance crystalline
state, termed as the SET state. The conversion of SET
state to RESET state is the most power expensive step
associated with large programming currents. Thus, the
principal aim of PCM device design is to engineer a re-
duction in programming currents.
Design approaches to reduce programming currents
are primarily geometry based [2, 5–11]. Apart from
the typical mushroom cell geometry [2], the most com-
mon geometry variant is the vertical pillar structure
[5, 12, 13], which may be typically fabricated using
nanowires. Other methods to reduce programming cur-
rents include changes in electrode materials [14], doping
of the active region [15], and the possible use of ther-
moelectric effects [16, 17]. The object of this work is to
propose a new PCM cell design which features a geometry
hybrid of the mushroom and vertical pillar geometry, in
conjunction with electrode material design to explicitly
utilize thermoelectric effects for programming current re-
duction.
A typical PCM operation involves very large inter-
nal temperature gradients and high current densities
(∼ 108 A/cm2) giving rise to electro-thermal coupling or
thermoelectric effects. The Peltier effect in typical mush-
room structures was accidentally observed by Suh et al.,
[18] as different electrodes having different Seebeck coef-
FIG. 1. Device Schematics: (a) Cross sectional view of a typ-
ical vertical nanopillar PCM Cell used for the simulation. A
vertical cell with an aspect ratio 3 : 1 of GST height and di-
ameter is used with TiN as the material for the top electrode.
Amorphous GST region created at RESET is shown in red.
With bottom and top electrodes of the same material, TiN,
the symmetric vertical nanopillar cell shows minimum ther-
moelectric effects resulting in the amorphous region situated
at the center. (b) The proposed hybrid structure: A nega-
tive Seebeck coefficient material such as polycrystalline SiGe
is used as an interface layer above the bottom electrode ma-
terial along with the tapered GST nanopillar to enhance the
asymmetry. It is to be demonstrated here that this combina-
tion will result in increased thermoelectric effects leading to
a shift of the amorphous region towards the bottom electrode
and GST interface.
ficients altered the performance of the cell. On the other
hand, Castro et. al., [19] established the role of Thom-
son effect from a shift in the amorphous region with bias
polarity. It is also well established in typical mushroom
PCM cells that thermoelectric effects may favorably aid
the cell performance via a reduction in programming cur-
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2rents [16, 17].
Vertical pillar structures [5, 12, 13], on the one hand,
are reported to have smaller programming currents due
to confined size dimensions. These vertical cells also fea-
ture a less abrupt transition between the low and the high
resistance states, thus making it possible to also engi-
neer multi-bit operations [20]. However, due to the sym-
metric nature of the vertical pillar structure [12], shown
schematically in Fig 1(a), thermoelectric effects are not
so evident.
Thermoelectric effects are prominent when an inter-
nal temperature gradient may generate Thomson heat-
ing/cooling or an abrupt interface between different ma-
terials may generate Peltier heating/cooling. Unlike
mushroom cells where the amorphous region gets formed
at the interface of the bottom electrode and the active
region, in a vertical pillar cell, the amorphous region is
formed at the center of the active region as the heat gen-
erated in the GST dissipates equally between the top and
the bottom electrode contacts. Hence, any additional
heat generated due to the Peltier effect at the interface
cannot contribute to the phase change process. Simi-
larly, the vanishing temperature gradient at the central
hot spot leads to negligible Thomson effect.
In order to enhance thermoelectric effects, we therefore
propose a hybrid structure as depicted in the schematic
in Fig. 1(b), in which the hot spot can be shifted near to
the bottom electrode-GST interface. Several studies [21–
26] are dedicated to controlling the heat loss through the
bottom electrode when amorphous region is formed near
to interface. We hence propose the use of a interface layer
(≥ 10nm) with a negative Seebeck coefficient and low
thermal conductivity to minimize the heat loss as well as
increasing the temperature of active region, thereby low-
ering the programming current. The second design idea
that features a taper is proposed keeping intact the verti-
cal component of the geometry. Also, a tapered vertical
structure helping in high resolution pattering is easier
to fabricate [1, 27] in comparison to symmetric vertical
structures.
Our simulations on various PCM cell designs based on
the schematic in Fig. 1(b) conclusively infer on the im-
pact of Peltier and Thomson effects on the programming
currents in the RESET operation. A programming cur-
rent reduction up to 60% is predicted depending upon
the cell dimensions. Also, the proposed structure is in
compliance with scaling of the device as the proposed
shaping of the cells helps in realizing the high aspect ra-
tio and is expected to exhibit better reliability, which will
be explained in the subsequent sections. Finally, we also
demonstrate that the predicted lowering of programming
currents are resilient to fabrication variability involved in
creating the shaped cell.
FIG. 2. Temperature dependence of material properties. (a)
Electrical resistivity and thermal conductivity variation for
crystalline GST and SiGe. (b) Variation of the Seebeck co-
efficient of crystalline GST and SiGe with temperature. (c)
Variation of the Seebeck coefficient of amorphous GST with
temperature. For the molten state, a Seebeck coefficient of 0
µV/K is assumed.
II. SIMULATION METHODOLOGY
A schematic of the cross sectional view of a GST based
vertical pillar PCM cell used in the simulations is shown
in Fig. 1(a). At the top and bottom of the pillar are
metal electrode contacts referred to as the top electrode
contact (TEC) and the bottom electrode contact (BEC).
Unlike a mushroom cell where the GST layer is pla-
nar and wider than the narrow bottom electrode which
acts as heater, in a vertical pillar cell, the confined self-
heating GST pillar is generally of same dimension as that
of the bottom electrode. Here, we have chosen a cylindri-
cally symmetric structure with 20 nm radius and 120 nm
height of GST (an aspect ratio 3 : 1), with SiO2 as the in-
sulator material. Both bottom and top electrodes (TiN)
are chosen to be 80 nm in height. For the RESET op-
eration of the cell, an electrical current pulse of 50 ns is
applied to the TEC with the BEC being grounded, so
that current flows from top to bottom.
The proposed hybrid design structure is shown in
Fig. 1(b), where a thin layer of SiGe acts as the bottom
electrode material just below the GST and a vertical pil-
lar PCM cell with a taper angle θ between the bottom
electrode interface and the wall of the GST pillar. At
θ = 90◦, the cell becomes the vertical pillar cell as given
in Fig. 1(a), and at θ=0◦, the cell assumes the mushroom
structure. The taper angle is varied in our simulations to
study the temperature profile and its subsequent effect
on the programming current.
A finite element analysis of the structures is carried out
using the COMSOL multi-physics package [28] on a 2D
3axisymmetric geometry which solves the self consistent
heat diffusion and current continuity equations given by
ρ′Cp
∂T
∂t
= ∇.(κ∇T ) + Q˙tot (1)
∇.J = −∇.(σ(∇V + S∇T )), (2)
where T and V are the local temperature and electric
potential respectively, ρ′ is the material density, Cp is
the heat capacity at constant pressure, κ is thermal con-
ductivity, Q˙tot is net rate of heat transfer rate per unit
volume, J is current density, σ is the electrical conductiv-
ity, and S is the Seebeck coefficient of the material. The
above equation considers the effects due to the electrical
and the heat current density [29].
Q˙tot = Q˙J + Q˙T + Q˙P (3)
Q˙J = ρJ.J (4)
Q˙T = −T ∂S
∂T
(J.∇T ) (5)
In the above equations, the thermoelectric Thomson ef-
fect acts as a source term Q˙T in addition to the Joule
heating term Q˙J . The additional Peltier term due to
abrupt material interface at the GST-heater interface
given by
Q˙P = −J.zˆ(T∆S) (6)
which takes into account the abrupt difference in Seebeck
coefficients across this interface.
Temperature dependent material properties for GST
and SiGe taken from corresponding literature are used
in simulations [2, 30, 31], and are depicted in Fig. 2(b).
The temperature dependence of the Seebeck coefficient
of GST is plotted in Fig. 2(b). Here, data up to 740 K
is taken from GST literature [30], and from 740 K up to
the melting point 873 K, the curve is extrapolated us-
ing standard thermoelectric models [32] from solid state
physics. The temperature variation of the Seebeck coef-
ficient of amorphous GST is shown in Fig. 2(c). A value
of 0µV/K is assumed for the molten GST. Electrical re-
sistivity and thermal conductivity of TiN is taken to be
constant with temperature as 10−6 Ωm and 10 W/m.K
respectively, and 1 Ωm and 0.2 W/m.K for amorphous
GST. Seebeck coefficient of TiN is taken to be 0 µV/K.
At the melting point, which is 873 K [33], rapid quench-
ing converts this molten region into amorphous. For the
amorphous region, we hence take the entire molten re-
gion keeping a 5 K latent heat buffer to account for the
molten-crystalline interface. This amorphous phase be-
ing highly resistive has a resistivity contrast of 102 to 104
from the conductive crystalline phase, and thus may be
used in storing binary information. For reading, a short
duration voltage pulse (20 ns) small enough (0.01 V) not
FIG. 3. The effect of SiGe contact. Clockwise, (a) Cen-
tral axis temperature profile of the vertical pillar PCM cell
(shown in the corresponding schematic below) showing the
shift of amorphous region (red and yellow) towards the bot-
tom electrode due to enhanced thermoelectric effects at a cur-
rent pulse amplitude of 140µA. (b) Temperature profile at
the GST-bottom electrode interface at 280µA, the program-
ming current for the SiGe case, shows an increase in interface
temperature due to thermoelectric effects. (c) Correspond-
ing temperature profile in the GST at the central axis at the
programming current . (d) Effect of SiGe on programming
current depicted by a variation of Rreset with current magni-
tude. A common legend shown in (d) is to used for all sub
plots.
to disturb the temperature of the cell is applied across the
electrodes and the cell resistance (Rreset) is estimated via
terminal current measurement. The cell is then said to
be programmed and programming current is noted when
the Rreset to Rset ratio reaches a value of 100.
III. RESULTS
Given that the hybrid structure proposed here has two
prominent asymmetry aspects, we carry out a sequential
exposition to understand the composite action of both
aspects.
A. Effect of SiGe Contact
The active region (GST) has a positive Seebeck coef-
ficient implying that heat flows in the same direction as
that of the charge carriers. It can be seen from (6) that
if a negative Seebeck coefficient material is used as the
bottom electrode, it will increase the ∆S and hence the
heat generated at the interface. A typical bottom elec-
trode should have a high resistivity, low thermal conduc-
tivity and the ability to withstand high operating tem-
4peratures. Polycrystalline n-type SiGe is a well known
thermoelectric material with a high negative Seebeck co-
efficient, with an operating range of 600◦C to 1000◦C
[31]. Also, SiGe has much lower thermal conductivity
than TiN which helps in minimizing the heat loss from
the bottom electrode during the write operation [25, 26].
Hence n-type polycrystalline SiGe is our choice for the
bottom electrode material.
The effect of using SiGe as a bottom electrode is shown
in Fig. 3(a), where the temperature profile of the cen-
tral axis at an input current of 140µA is shown. This
is much less than programming current, but is chosen
to depict the onset of temperature variation at bottom
electrode due to SiGe. Due to an additional Peltier heat
generated, the molten hot spot shifts downwards, which,
upon quenching, forms an amorphous region covering the
interface completely. Hence, a very small current can
flow through this amorphous region during the read op-
eration. The black curve shows the temperature profile
when TiN is used without the inclusion of thermoelectric
effects resulting in a symmetric temperature profile. The
inclusion of thermoelectric effects with TiN shows only a
slight shift towards the bottom electrode (green dashed
curve), which is not that impactful. But, with the use
of SiGe as the bottom electrode, the amorphous region
shifts downwards due to its higher resistivity and lower
thermal conductivity than TiN, as seen in the blue dotted
curve. With the inclusion of thermoelectric effects, the
shift is greater (red solid curve), resulting in an overall
decrease in programing current.
In Fig. 3(b), we show the temperature profile at the
bottom electrode-GST interface with SiGe and TiN elec-
trodes at the programming current, 280µA, of the ver-
tical cell. The interface has attained a temperature
T > 878K at this current, whereas for TiN, the tem-
perature attained is much smaller. At an increased cur-
rent value, the temperature profile at the central axis
also changes as shown in Fig. 3(c). Due to a greater in-
fluence of thermoelectric effects, a reduction of 16.9% in
the programming current is achieved, even for a vertical
cell (Fig. 3(d)).
B. Effect of taper angle
It is known that an increase in the aspect ratio de-
creases the programming current [13] . But the fabrica-
tion of high aspect ratio vertical structures is not easy
due to issues in the chemical vapor deposition process.
Hence, a tapered vertical structure helping in high reso-
lution pattering is easier to fabricate [1, 27]. Apart from
this, the angle of the structure further helps to pull down
the amorphous region towards the bottom electrode con-
tact, as well as produces an increased Thomson effect,
when SiGe is used as the bottom electrode. The volume
of the amorphous region in the RESET state is also de-
creased in such a case. It is also well known that in a
PCM device, the resistance of the amorphous material
FIG. 4. Effect of varying taper angle. (a) Temperature gradi-
ent in GST for various taper angles with SiGe as the bottom
electrode, keeping the bottom contact radius as 20 nm and
the height as 120 nm. The top electrode radius is varied to
change the angle θ. With an increase in taper, the temper-
ature gradient ∇T increases resulting in increased Thomson
effect. (b) Contour plot to show the change in amorphous
volume as observed due to the Thomson effect contribution.
Red region showing the increase in amorphous volume due to
Thomson heating and blue region corresponds to Thomson
cooling when a reverse polarity pulse is applied.
FIG. 5. Structural impact on programming currents. Rreset
to Rset ratio vs input current pulse amplitude for a 60
◦ struc-
ture with TiN and SiGe as bottom electrode, for (a) a 20 nm
radius and (b) a 10 nm radius device. Programming current
is reduced to 58.7% and 59.4% in the case of the 20 nm and
the 10 nm devices respectively.
increases steadily with power law dependence with time
[34, 35], which in turn affects the long-term cell reliabil-
ity. Hence, a smaller volume of the amorphous region
required for switching is always favorable to minimize
this effective resistance drift.
The effect of taper angle on the temperature profile of
the central axis at 280µA is shown in Fig. 4(a). With
decrease in angle, the temperature gradient at the GST
bulk increases, which when coupled with the tempera-
ture dependent Seebeck coefficient causes a net increase
in the amorphous volume. At the operating range, which
is around 873 K, the gradient, dS/dT combined with the
temperature gradient gives rise to an additional Thom-
son heat component (as noted in (5)), and hence results
in an increase in the volume (red region) along the direc-
tion of the temperature gradient (zˆ-direction), as noted
in Fig. 4(b). The lower blue region depicts the effect of
using a reverse polarity which results in Thomson cooling
and hence a decrease in the amorphous volume.
5C. Role of Thermoelectric Effects
A comparison of the two 60◦ tapered structures, one
with TiN as bottom electrode, and the other with SiGe
as bottom electrode is carried out to clearly demonstrate
the role of thermoelectric effects on the programming
current. In Fig. 5(a), we plot Rreset/Rset versus the in-
put current for a device with radius of 20 nm and GST
height of 120 nm, with 80 nm being the bottom electrode
height. The programming current is obtained by inter-
polating between two points on the linear curve at which
Rreset/Rset = 100. Fig. 5(b) shows the similar plot for
a device with a radius of 10 nm. With reduced radius,
the programming current is reduced to half as compared
to that of a 20nm radius cell. With TiN, thermoelectric
effects play a minor role and hence there is a negligible
reduction in the programming current. But with SiGe,
a programming current reduction of around 40% is seen
due to the thermal conductivity reduction and a 60% re-
duction is observed in conjunction with thermoelectric
effects, in both the cases. Now that we have singled out
the role of thermoelectric effects, for the upcoming sec-
tions of the paper, thermoelectric effects are included by
default.
The effect of angle on programming currents is shown
in Fig. 6(a), where we simulate a cell with a 20 nm
BEC radius and 120 nm GST, with SiGe. In the case
of the TiN structure, when the shape of amorphous re-
gion is hemispherical, the current remains constant with
increase in angle from 0◦ to 45◦. However, with further
increase in angle from 45◦ to 90◦, a sharp reduction in
current is observed due to volume confinement. Hence,
there is a substantial decrease in programming current as
we move from 0◦ to 90◦, i.e., from a mushroom to a ver-
tical structure. But in the case of SiGe BEC structure,
thermoelectric effects alone are strong enough to over-
ride the current lowering effects of volume confinement.
As the hot spot shifts towards the bottom electrode with
increase in taper angle, more heat will dissipate through
the bottom electrode. Hence, with further increase of
angle, the current does not decrease for the SiGe case.
Hence, the predicted lowering of programming currents
is resilient to fabrication or process induced variability in-
volved in creating the shaped cell, such as, uncontrolled
tapering of the sidewalls due to etch induced modifica-
tions [36]. So, effectively only the bottom electrode diam-
eter i.e., contact diameter is left as the control parameter,
thereby resulting in an ease of design in fabrication.
It is important to note that our results up to now have
not included the thermal boundary resistance (TBR) of
the GST-BEC interface [37]. Here, the TBR and Peltier
effect act in conjunction, whose physics merits a sepa-
rate study [16]. However, a sample simulation with an
assumed TBR value of 30 m2.K/GW for the GST-SiGe
interface is shown in the dotted curve of 6(a), demon-
strating a further reduction in the programming current.
We explore the effect of increase in bottom electrode
radius in Fig. 6(b), for two different GST heights. With
FIG. 6. Effect of taper angle on programming currents. (a)
Effect of using SiGe vs TiN as bottom electrode on program-
ming currents as a function of varying angle for a cell with a
20 nm BEC radius and 120 nm GST height. With TiN elec-
trode, the current varies from mushroom (0◦) to vertical (90◦)
due to geometrical effects but with SiGe electrode, due to
thermoelectric effects, the programming current is much lower
and is almost independent of the contact angle of the pillar.
Dotted lines show the effect of TBR along with Thermoelec-
tric effects (b) Effect of increase in bottom electrode diameter
on the programming current for a 60◦ structure with SiGe as
the bottom electrode for 120 nm and 400 nm GST heights.
increase in the aspect ratio, i.e., increase in the GST
height, the programming current reduces. The variation
is much more in the case of TiN as the bottom electrode,
but much less in the SiGe case.
D. Effect of varying SiGe layer thickness
To understand the need for the bottom electrode to
be completely made of SiGe, we now study the effects of
varying the composition of the layered bottom electrodes.
The bottom electrode here consists of SiGe above TiN to
give a total electrode thickness of 80 nm. We vary the
thickness of the SiGe layer from 10 nm to 80 nm and study
the effect of angle on the programming currents for the
same GST height of 120 nm and bottom radius of 20 nm.
The results are shown in Fig. 7(a), which depicts the gen-
eral trend with angle for different layer thicknesses. It is
to be noted that for the 80 nm thick layer, the program-
ming currents are relatively unaffected by the angle.
To explain this curious trend, one needs to delve into
the physics of thermoelectric effects. We must note two
crucial points, namely that as the angle decreases, the
hot spot in the active region will move toward the GST-
SiGe interface, and hence, the bottom electrode region
could potentially become a heat sink at smaller angles,
thus promoting an increase in the programming current
as will be explained below.
We depict in Fig. 7(b), the temperature profiles for dif-
ferent SiGe layer thicknesses for a 60◦ angle with a 20 nm
GST radius and 120 nm height at 280µA, which is pro-
graming current for full SiGe electrode device. Fig. 7(c)
shows the temperature profiles for the same device at
their respective programming currents.
6FIG. 7. Role of varying the thickness of SiGe. (a) Effect of
angle on programming current for various thicknesses of SiGe
layer with GST height as 120nm and bottom electrode radius
of 20nm. With smaller thicknesses of SiGe, counteracting
thermoelectric effects due to the lower interface (shown in
inset schematic) contribute to ineffectiveness in programming
current reduction. (b) Central axis temperature profile of the
cell with different thickness of SiGe as bottom electrode (left
region) keeping the total height of the electrode as 80nm.
The temperature gradient is steeper with smaller thickness of
SiGe, at 280µA. (c) Temperature profile at their respective
Programming currents.
In the case of a very thin (10 nm) SiGe layer, the See-
beck coefficient of the electrode metal (TiN) is negligible
while that of the n-type polycrystalline SiGe is highly
negative. Therefore ∆S for the lower SiGe-TiN interface
becomes negative as shown by the red arrows in the in-
set of Fig 7(a). This results in an opposite Peltier effect
at the SiGe-TiN interface in the direction of current flow
(6), which will in turn result in an enhanced cooling. This
will make the region a good heat sink, thereby reducing
the Peltier heating effect of the GST-SiGe layer due to
the closer proximity with SiGe-TiN interface. Also, due
to a sharp decrease in temperature from GST-SiGe in-
terface to SiGe-TiN interface, the temperature gradient
in the narrow SiGe region will be higher. In the case of a
mushroom cell, as the hot spot is very close to the inter-
face, the temperature just below the GST-SiGe interface
is very high (> 900K). Given the temperature dependent
Seebeck coefficient of SiGe [31], dS/dT of SiGe is positive
and as dictated by (5), Thomson heating occurs which
compensates for the Peltier cooling caused by the lower
interface to some extent. The net effect is an additional
heat generation and hence a smaller current.
With increase in angle from 45◦ to 90◦ (vertical), the
hot spot and hence the amorphous region will shift away
from GST-BEC interface. Hence the temperature near
the interface will be less than 900 K but the temperature
gradient is still larger, which when combined with the
FIG. 8. Isovolumetric studies. Effect of changing the height
and bottom contact diameter on programming currents for an
iso-volume cell. (a) With decrease in height, the programming
current increases due to increased heat dissipation through
the top electrode. (b) With a decrease in radius the current
decreases linearly with bottom contact diameter.
negative dS/dT of SiGe [31], results in Thomson cooling
within the active region. Hence the hot spot is away
from the SiGe-GST interface as shown by peak of the
blue curve in Fig 7(b) and (c) for a 60◦ taper. So due to
both thermoelectric effects resulting in cooling near the
interface, a larger programming current than that using
TiN-BEC structure will be required, as shown in the blue
dotted curve in the Fig. 7(a).
With increasing SiGe layer thickness, the Peltier cool-
ing effect discussed above reduces due to a greater sep-
aration between the SiGe-TiN and the GST-SiGe inter-
faces, as well as decreased Thomson cooling caused by
a decrease in the temperature gradient. But the cool-
ing effect is still not canceled completely and a higher
current is required to program the cell as compared to
the cell with only SiGe. We must also note that with
further increase in SiGe thickness, the effect of cooling
due to SiGe-TiN interface subsides enough to match the
full SiGe bottom electrode. The trend shows that there
exists a critical thickness beyond which the cooling ef-
fect of SiGe-TiN layer will be negligible in comparison to
GST-SiGe interface.
E. Isovolumetric studies
In order to understand the effect due to additional heat
dissipation due to increased volume, we now carry out
iso-volume studies. A tapered structure of the same vol-
ume as that of a pillar structure can be obtained either
by reducing the GST height or by decreasing the bottom
electrode radius. The results are shown in Fig. 8. With
decrease in height of GST from 120 nm to 40 nm for a
20 nm bottom electrode radius, an increase of ∼ 30µA
in the programming current is observed. With a shorter
7GST height, the top electrode is in the vicinity of the
amorphous volume and heat starts dissipating through
top electrode which was otherwise thermally adiabatic
to the hot spot. But with decrease in the bottom elec-
trode radius, the programming current reduces as also
noted in the Fig. 8(b).
IV. CONCLUSION
We have proposed a new hybrid structural variant of
the vertical pillar PCM cell which features a two-fold
asymmetry to enhance the role played by thermoelectric
effects on the programming current. Various device ge-
ometries were analyzed using 2D-axis-symmetric simula-
tions to predict the effect on programming currents in the
RESET operation, as well as for different thicknesses of
the interface layer. A programming current reduction of
up to 60% was predicted depending upon the cell dimen-
sions and geometry. It was also demonstrated that, re-
markably, due to an interplay of Thomson cooling in the
electrode and the asymmetric heating profile inside the
active region, the predicted programming current reduc-
tion is resilient to fabrication variability. As the device
dimensions shrink, it would be a fruitful venture to delve
into a quantum transport treatment [38, 39] of nanowire
based PCM devices [13], so as to provide accurate models
for futuristic PCM structures.
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